

Midterm Solution

Problem 1: [20 points]

- 1. very high speed integrated circuit hardware description language
- 2. true
- 3. true
- 4. XY + XZ' = XY + X'Z + YZ
- 5. 1101001 (maintain same number of bits)
- 6. 3122.22
- 7. false
- 8. $2^{p}X + 2^{p} 1$
- 9. false
- 10. true
- 11. false
- 12.2^{15}
- 13. entity decoder is

 -); end decoder;
- 14. architecture prime4_arch of prime is

begin with N select Y <= '1' when "0001"| "0010"| "0011"| "0101"| "0111"| "1011"| "1101", '0' when others; end prime4 arch;

15. architecture V2to4dec_b of V2to4dec is

```
signal Y_s: in std_logic_vector (0 to 3);
```

begin

```
process (IN, EN)
begin
case IN is
when "00" => Y_s <= "1000";
when "01" => Y_s <= "0100";
when "10" => Y_s <= "0010";
when "11" => Y_s <= "0001";
when others => Y_s <= "0000";
end case;
```

else Y<="000";

end if; end process; end V2to4dec_b;

16.
$$F^{D} = (X' + Y' + Z)(X' + Y + Z)(X + Y' + Z)(X + Y + Z)$$

= $\prod (0,2,4,6) = F$

(it turns out that F is self dual)

- 17. possibility of a circuit producing a 0 glitch when the output is expected to remain at 1
- 18.1
- 19. minimal sum is a sum of prime implicants
- 20. adjacent number differ by exactly one bit

Problem 2: [8 points]

 $F = \sum_{A,B,C,D} (1,3,4,5,10,11,12,13,14,15)$

K-map:

AB	00	01	11	10
CD				
00		1	1	
01	1	1	1	
11	1		1	1
10			1	1

a) prime implicants: BC', AC, B'CD, A'C'D, A'B'D, AB

b) essential prime implicants: BC', AC

- c) minimum SOP expression: BC' + AC + A'B'D
- d) minimum POS expression: (A + B' + C')(A' + B + C)(A + B + D)

Problem 3: [6 points]

 $F = (X_1 + X_2')(X_2 + X_3)$

Gate implementation:



- a) static-0 Hazard
- b) 000 → 010
- c) Add an extra OR gate with inputs X_1 and X_3

Problem 4: [10 points]

a) We want to implement F = A XOR B using minimum NAND gates:



b) Recall that for a 1-bit adder: S = A XOR B XOR Cin Cout = ACin + BCin + AB





Problem 5: [10 points]

F(a,b,c,d,e,f,g,h) = a'b'c'd + ag'h + ag + a'b'ce + a'bf'So F = aF(a = 1) + a'F(a = 0) by Shannon's theorem

F (a = 1) = g'h + g = GF (a = 0) = b'c'd + b'ce + bf' = H

G = g(1) + g'h: implemented using a mux having inputs 1 and h and select signal g

H(b,c,d,e,f) = bH(b = 1) + b'H(b = 0): mux with inputs H(b = 1) and H(b = 0) and select signal b H(b = 1) = f' = f(0) + f'(1): mux with inputs 0 and 1 and select signal f

H(b = 0) = c'd + ce: mux with inputs d and e and select signal c



Problem 6: [10 points]

Let $D = D_3 D_2 D_1 D_0$

We get the following truth table for the 4-bit majority function F:

D ₂	D ₁	D ₀	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	D ₃
1	0	0	0
1	0	1	D3
1	1	0	D ₃
1	1	1	1

This table can be further developed as follows:

D ₂	D ₁	F
0	0	0
0	1	D_2D_3
1	0	D_2D_3
1	1	$D_2 + D_3$

We obtain the following logic circuit:



Problem 7: [8 points]

a)



b)



Problem 8: [10 points]

The ABS block is designed as follows:



Alternatively, the mux can be placed outside the block. Set the carry input of the rightmost block to 0. **Problem 9:** [8 points]

Let L(W,X,Y,Z) = WY + W'YZ' + WXZ + W'XY'R(W,X,Y,Z) = WY + W'XZ' + X'YZ' + XY'Z

L(W = 0) = YZ' + XY'L(W = 1) = Y + XZ

$$\begin{split} R(W = 0) &= XZ' + X'YZ' + XY'Z \\ &= (X + X'Y)Z' + XY'Z = XZ' + YZ' + XY'Z \\ &= X(Z' + Y'Z) + YZ' = XZ' + XY' + YZ' = XY' + YZ' (By consensus) \\ &= L(W = 0) \end{split}$$

R(W = 1) = Y + X'YZ' + XY'Z = Y + XY'Z = Y + XZ = L(W = 1)

Therefore L = R

Problem 10: [16 points]

We first build the 8-to-3 encoder from 4-to-2 encoders, and 3-to-8 decoders from 2-to-4 decoders.

8-3 encoder:



3-8 decoder:



To put it all together: the input A7A6...A0 is connected to a first 8-to-3 encoder. The output signals of this encoder, B2B1B0 identifies the inputs with highest priority respectively. E0B is asserted if a highest priority input is detected. We connect B2B1B0 to the input of a 3-to-8 decoder. The output signals of this decoder are active-low and each one is ANDed with the respective bit from the original input A. The result of the AND gates is inputted into a second 8-to-3 priority encoder with output signals C2C1C0, which identifies the inputs with second highest priority respectively, and EOC which is asserted if a second highest priority input is detected.

The encoders and the decoder share the same enable signal EN.

Problem 11: [16 points]

Entity comp1 is port (A, B: in std logic; EQi: in std logic; EQo : out std logic); End comp1; Architecture comp1 of comp1 is Signal X, XN: std logic; Begin $X \le A XOR B;$ $XN \leq NOT X;$ EQo <= EQi AND XN; End comp1; Entity comp8 is Port (A,B: in std logic vector(7 downto 0); EQi: in std logic; EQo: out std logic); End comp8; Architecture comp8 of comp8 is Signal EQ: std logic vector(8 downto 0); Component comp1 A, B: in std logic; port (EQi: in std logic; EQo : out std logic); End component; Begin

For i in 0 to 7 generate U1: comp port map (A(i), B(i), EQ(i), EQ(i + 1)); End generate; EQ(0) <= EQi; EQo <= EQ(8):

EQo <= EQ(8); End comp8;

Testbench:

Plug in the following values:

A<=0x"23"; B<=0x"32"; wait for 10 ns; A<=0x"34"; B<=0x"34"; wait for 10 ns; A<=0x"FF"; B<=0x"00"; wait for 10 ns;